




Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	100			
R _{DS(on)} (Ω)	$V_{GS} = 5 V$	0.27		
Q _g (Max.) (nC)	12			
Q _{gs} (nC)	3.0			
Q _{gd} (nC)	7.1			
Configuration	Single			



N-Channel MOSFET

D

FEATURES

- Surface Mount
- Available in Tape and Reel
- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- Logic-Level Gate Drive
- $R_{DS (on)}$ Specified at $V_{GS} = 4 V$ and 5 V
- 175°C Operating Temperature

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SMD-220 is a surface mount power package capable of accommodating die size up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The SMD-220 is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface mount application.

ORDERING INFORMATION	
Package	SMD-220
SnPb	IRL520S
	SiHL520S

ABSOLUTE MAXIMUM RATINGS $T_C = 25 ^{\circ}C$, unless otherwise noted								
PARAMETER	SYMBOL	LIMIT	UNIT					
Drain-Source Voltage		V _{DS}	100	v				
Gate-Source Voltage		V _{GS}	± 10	v				
Continuous Drain Current	V_{GS} at 5 V $T_C = 25 \degree C$	I _D -	9.2					
	V_{GS} at 5 V $T_C = 100 ^{\circ}C$		6.5	А				
Pulsed Drain Current ^a	I _{DM}	36						
Linear Derating Factor		-	0.40	W/°C				
Linear Derating Factor (PCB Mount) ^e	0.025		W/ C					
Single Pulse Avalanche Energy ^b		E _{AS}	170	mJ				
Avalanche Current ^a		I _{AR}	9.2	А				
Repetiitive Avalanche Energy ^a		E _{AR}	6.0	mJ				
Maximum Power Dissipation	T _C = 25 °C	PD	60	w				
Maximum Power Dissipation (PCB Mount) ^e	T _A = 25 °C	гD	3.7	vv				
Peak Diode Recovery dV/dtc		dV/dt	5.5	V/ns				
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 175	°C				
Soldering Recommendations (Peak Temperature)	for 10 s		300 ^d	U				

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. V_{DD} = 25 V, starting T_J = 25 °C, L = 3.0 mH, R_G = 25 Ω , I_{AS} = 9.2 A (see fig. 12).

c. $I_{SD} \leq 9.2$ A, $dI/dt \leq 110$ A/µs, $V_{DD} \leq V_{DS}, \, T_J \leq 175 \ ^{\circ}C.$

d. 1.6 mm from case.

e. When mounted on 1" square PCB (FR-4 or G-10 material).

IRL520S, SiHL520S

Vishay Siliconix



PARAMETER	SYMBOL	ТҮР		MAX.			UNIT		
Maximum Junction-to-Ambient	R _{thJA}	-		62					
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	- 40			°C/W				
Maximum Junction-to-Case (Drain)	R _{thJC}	- 2.5				7			
lote . When mounted on 1" square PCB (FR-4 o	or G-10 material).							
SPECIFICATIONS $T_J = 25 \ ^{\circ}C$,	unless otherv	vise noted							
PARAMETER	SYMBOL	TES	T CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Static									
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} =	= 0 V, I _D = 250 μA		100	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference to 25 °C, I _D = 1 mA		-	0.12	-	V/°C		
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	- V _{GS} , I _D = 250 μA		1.0	-	2.0	V	
Gate-Source Leakage	I _{GSS}		$V_{GS} = \pm 10 \text{ V}$		-	-	± 100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =	= 100 V, V _{GS} = 0 \	/	-	-	25		
		V _{DS} = 80 V	_S = 80 V, V _{GS} = 0 V, T _J = 150 °C		-	-	250	μA	
Drain-Source On-State Resistance	Р	$V_{GS} = 5 V$	I _D = 5.5	A b	-	-	0.27	Ω	
	R _{DS(on)}	$V_{GS} = 4 V$	I _D = 4.6	A b	-	-	0.38	Ω	
Forward Transconductance	g fs	$V_{DS} = 50 \text{ V}, I_D = 5.5 \text{ A}^{b}$		3.2	-	-	S		
Dynamic					•	•	•		
Input Capacitance	C _{iss}		V _{GS} = 0 V,		-	490	-		
Output Capacitance	C _{oss}	$V_{\text{DS}} = 25 \text{ V},$ f = 1.0 MHz, see fig. 5		-	150	-	pF		
Reverse Transfer Capacitance	C _{rss}			-	30	-			
Total Gate Charge	Qg				-	-	12		
Gate-Source Charge	Q _{gs}	V _{GS} = 5 V	$V_{GS} = 5 V$ $I_D = 9.2 A, V_{DS} = 80 V,$ see fig. 6 and 13 ^b		-	-	3.0	nC	
Gate-Drain Charge	Q _{gd}				-	-	7.1		
Turn-On Delay Time	t _{d(on)}		V _{DD} = 50 V, I _D = 9.2 A, R _G = 9 Ω, R _D = 5.2 Ω, see fig. 10 ^b		-	9.8	-	- ns	
Rise Time	t _r	Voo			-	64	-		
Turn-Off Delay Time	t _{d(off)}				-	21	-		
Fall Time	t _f	1		-	27	-	1		
Dynamic									
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die		-	4.5	-	- nH		
Internal Source Inductance	L _S			-	7.5	-			
Drain-Source Body Diode Characteristic	s								
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode			-	-	9.2	A	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	36	A		
Body Diode Voltage	V _{SD}	$T_J = 25 \ ^{\circ}C, \ I_S = 9.2 \ A, \ V_{GS} = 0 \ V^b$			-	-	2.5	V	
Body Diode Reverse Recovery Time	t _{rr}			00 A/c-b	-	130	190	ns	
Body Diode Reverse Recovery Charge	Q _{rr}	$T_J = 25 \text{ °C}, I_F = 9.2 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}^b$			-	0.83	1.0	μC	
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by)		

Notes a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. Pulse width \leq 300 µs; duty cycle \leq 2 %.








Fig. 1 - Typical Output Characteristics, T_C = 25 $^\circ C$





Fig. 2 - Typical Output Characteristics, T_C = 150 °C






Fig. 4 - Normalized On-Resistance vs. Temperature

IRL520S, SiHL520S






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage





Fig. 7 - Typical Source-Drain Diode Forward Voltage







Fig. 9 - Maximum Drain Current vs. Case Temperature






Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRL520S, SiHL520S






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms






Fig. 12c - Maximum Avalanche Energy vs. Drain Current














Peak Diode Recovery dV/dt Test Circuit

* $V_{GS} = 5$ V for logic level and 3 V drive devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?90382.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.